# The City School

#### Mid-Year Examinations 2016-17 Class 10



CANDIDATE NAME:	
INDEX NUMBER:	DATE:
COMPUTER SCIENCE	2210/01
Candidates answer on the Quest No Additional Materials are requ	그리고 있는데 그렇게 되는 그 얼마나 가장하고 하고 보았다. 그는 생활은 그래마가 되었다고 있다고 있는데 가장 그렇게 되었다. 그 하나 가장 없는 것이다.
READ THESE INSTRUCTIONS FIRS	
기 보다, 것 같아 하다 구점에 이렇게 되었다. 이 경우에 집중에 없는 그리 말라고 아침을 하는데 모양했다.	and date on all the work you hand in.
Write in dark blue or black pen o	2
Calculators must not be used in t	ighlighters, glue or correction fluid. his paper.
Answer ALL questions.	
At the end of the examination, fa	sten all your work securely together.
	prackets [] at the end of each question or part question.
The maximum number of marks i	s 75.

This document consists of 13 printed pages

Gate 1:	en an committee à trans and c			
ymbol:				
		Α	В	Х
		0	0	
		0	1	
		1	0	
		1	1	
Sate 2:				
ymbol:				200
		A	В	X
		0	0	
		0	1	
		1	0	
		1	1	
Gate 3:				
		A	В	X
		0	0	
		0	1	
			0	1 70
		1	1	
		100		1716
Gate 4:				
Symbol:				
Symbol:		Α	В	<u> </u>
Symbol:		<b>A</b> 0	B 0	7
Symbol:				
Symbol:		0	0	) 

2. A computer-controlled machine produces plastic sheets. The thickness of each sheet must be within a certain tolerance. The sheets are kept below 50 °C as they move over rollers at 10 metres per second.

Three parameters need to be monitored all the time.

Parameter	Description	Binary value	Conditions
D	oboot thistman	1	thickness of sheet in tolerance
	sheet thickness	0	thickness of sheet out of tolerance
s	N	1	roller speed = 10 metres/second
er general Sections	roller speed	0	roller speed <> 10 metres/second
	governous and street one	1.	temperature < 50°C
Т	temperature	0	temperature >= 50°C


An alarm, X, will sound if:

thickness is in tolerance AND (roller speed <> 10 metres/second OR temperature >= 50 °C)

OR

roller speed = 10 metres/second AND temperature >= 50 °C

(a) Draw a logic circuit to represent the above monitoring system.




(b) Complete the truth table for the monitoring system.

D	S	T	Working Space	X
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1	New york	


[8]

### 3 (a) Complete the truth table for the following logic circuit:




A	В	С	Working Space	X
0	0	0	resol description	
0	0	1	Development of the second	
0	1	0	The Seas County of Seasons in	Marine Dec
0	1	1	841 8646 54 646 5 10 10 10 10 10 10 10 10 10 10 10 10 10	
1	0	0		
1	0	1	the sectorics of two selections are selected to the selection of the selec	941
1	1	0	Di Mittoliki, mattoriji se greji Balsah bibboga	A S
1	1	1		

(b) Draw a logic circuit which corresponds to the following logic statement: X = 1 if ((A is NOT 1 OR B is 1) AND C is 1) OR (B is NOT 1 AND C is 1)



(c) Write a logic statement which corresponds to the following logic circuit:



4 (a) One of the key features of von Neumann computer architecture is the use of buses. Three buses and three descriptions are shown below.

Draw a line to connect each bus to its correct description.

Description Bus this bus carries signals used to coordinate the computer's address bus activities this bi-directional bus is used to exchange data between control bus processor, memory and input/ output devices this uni-directional bus carries signals relating to memory addresses between processor data bus and memory

[3]

(b) The seven stages in a von Neumann fetch-execute cycle are shown in the table below.

Put each stage in the correct sequence by writing the numbers 1 to 7 in the right hand column.

The first one has been done for you.

Stage	Sequence number
the instruction is then copied from the memory location contained in the MAR (memory address register) and is placed in the MDR (memory data register) be fetched	
the instruction is finally decoded and is then executed	
the PC (program counter) contains the address of the next instruction to be fetched	<b>1</b>
the entire instruction is then copied from the MDR (memory data register) and placed in the CIR (current instruction register)	
the address contained in the PC (program counter) is copied to the MAR (memory address register) via the address bus	2012
the address part of the instruction, if any, is placed in the MAR (memory address register)	- 5111
the value in the PC (program counter) is then incremented so that it	

## 5. A section of computer memory is shown below:

Address	Contents	
1000 0000	0110 1110	
1000 0001	0101 0001	
1000 0010	1000 1101	
1000 0011	1000 1100	
	in where one nest was as a life on AAM was to	
1000 1100		
1000 1101		
1000 1110		
1000 1111		

	during this	<del>-   -  </del>			Name of		
MR		and the second					
	<u> </u>	1000	1010			177	
		- T		to a construction of the second		T	
DR			3.8.7%				
				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
					171		
					1-3 1		
	111 1001 is t					110.	
	111 1001 is t					110.	
w the cont						110.	
w the cont						110.	
w the cont						110.	
						110.	

(iii) Show any changes to the computer memory following the read and write operations in part (a)(ii) and part (a)(ii).

Address	Contents
1000 0000	0110 1110
1000 0001	0101 0001
1000 0010	1000 1101
1000 0011	1000 1100
1000 1100	10 200 SE 382
1000 1101	merinappinat zube sommen verrichten der vertregen unter des gewas, deutsche diese schrift bei der Aber
1000 1110	il De la cola lla Municip

(b) Name three other registers used in computers.	
1	
2	
3	[3]
(c) The control unit is part of a computer system.	
What is the function of the control unit?	
	[3]

[2]


**6.** A manufacturing process is controlled by a built in logic circuit which is made up of AND, OR and NOT gates only. The process receives a STOP signal

(i.e. X = 1) depending on certain conditions, shown in the following table:

BINARY VALUES	CONDITION IN PROCESS
1	Volume > 1000 litres
0	Volume <= 1000 litres
1	Temperature > 750ºC
0	Temperature <= 750°C
1	Speed > 15 metres/second (m/s)
0	Speed <= 15 metres/ second (m/s)
	1 0 1 0

A stop signal (X = 1) occurs when: either Volume, V > 1000 litres and Speed, S <= 15 m/s or Temperature, T <= 750°C and Speed, S > 15 m/s

(a) Draw the logic circuit and truth table to show all the possible situations when the stop signal could be received.



## (b) Complete the truth table for the above logic circuit

INPUT V	INPUT T	INPUT S	оитрит х
0	0	0	
0	0	1	
0	1	0	
0	1	1	,,
1	0	0	7
1	0	1	1 1
1	1	0	
1	1	1	A STATE OF THE STA

[8]